The Compact Muon Solenoid (CMS) experiment at the Large Hadron Collider (LHC) is designed to study a wide range of high energy physics phenomena. It employs a large all-silicon tracker within a 3.8 T magnetic solenoid, which allows precise measurements of transverse momentum (p T ) and vertex position. This tracking detector will be upgraded to coincide with the operation of the High-Luminosity LHC, which will provide luminosities of up to 7.5 × 10 35 cm −2 s −1 to CMS, or 200 collisions per 25 ns bunch crossing. This new tracker must maintain the nominal physics performance in this more challenging environment. Novel tracking modules that utilise closely spaced silicon sensors to discriminate on charged particle p T have been developed and allow the selective readout of hits compatible with tracks of p T > 2 − 3 GeV to off-detector trigger electronics. This would allow the use of tracking information at the Level-1 trigger of the experiment, a requirement to keep the Level-1 triggering rate below the 750 kHz target, while maintaining physics sensitivity. This paper presents a concept for an all-FPGA based track finder using a fully time-multiplexed architecture. Hardware demonstrators have been assembled to prove the feasibility and capability of such a system.
The CMS Phase Upgrade
New tracking modules, under development for the HL-LHC, utilise a pair of closely spaced silicon sensors (1.6 − 4.0 mm) and on-detector correlation logic in order to discriminate charged particle tracks with a p T exceeding a threshold of 2 − 3 GeV. The module design is depicted in Figure 1 . A pair of clusters (one in each sensor) consistent with such a track is known as a 'stub'. Only the stubs are sent to the off-detector L1 trigger electronics (at 40 MHz), enacting a rate reduction of approximately a factor of ten. There remains, however, an average of 12,000 -15,000 stubs per bunch crossing which must be processed, and matched to particle trajectories. Figure 1 : Layout of the two-strip (2S) and pixel-strip (PS) p T modules, as being developed for the upgraded CMS Outer Tracker. The PS modules contain a layer of 1.5 mm macro-pixels, which give finer granularity in the direction perpendicular to the strips. These modules will be used in the regions r < 60 cm, where the hit occupancy is higher.
The upgraded L1 trigger for CMS at the HL-LHC will include a 'correlator' layer, which will combine information from the calorimeter, muon, and tracker systems, in order to make physics objects which can be selected on with a menu-like global trigger. The combination of tracker and calorimeter objects greatly improves the pileup rejection capabilities at L1. Particle and pileup identification algorithms have been shown to significantly improve the performance of both transverse energy (E T ) and missing E T triggers [8] . Vertex finding algorithms have also been implemented in FPGA logic, and have been demonstrated to perform well for physics events with high energy jets, even in the presence of 140 − 200 pileup.
The latency budget of the L1 trigger is 12.5 µs, determined by the depth of the front-end buffers. However, it will take an estimated 1 µs to transmit the data between the front-ends of the detector and the back-end electronics. A further 1 µs is required to propagate the L1 accept signal back to the front-end chips. It is estimated to take 3.5 µs to correlate the trigger primitives from each sub-detector, and make a triggering decision. This leaves only 4 µs for the track-finding and fitting process, accounting for a 30% safety margin. On a L1 accept signal, all front-end buffers will be triggered to read out the information from the selected event to the data acquisition (DAQ) and High Level Trigger (HLT) farm. This architecture is illustrated in Figure 2 . 
The Back-end System
The tracker back-end system is responsible for constructing tracks from stubs at every bunch-crossing. It must also control and receive the data from the front-end, and provide a DAQ path for the full dataset on an L1 trigger. The system is divided into two layers of FPGA-based processing: the DAQ, Trigger and Control (DTC) boards; and the Track Finder Processors (TFPs). A total of 216 DTC boards will be used to read-out the data from the 13,296 modules of the outer-tracker. Up to 72 modules will be connected per board, with bi-directional optical links at 2.56 Gb/s to detector, and either 5.12 or 10.24 Gb/s from detector. The DTC boards are envisaged to host dual Xilinx Ultrascale+ FPGAs [9] , allowing for a total bandwidth of about 0.7 Tb/s per card. This layer of the tracker back-end is also responsible for stub pre-processing, which includes: the conversion from a local module-level coordinate scheme to a global position; the sorting of stub data into φ-sectors; and the time-multiplexing of the data into one of 18 time-nodes [10] . The cabling between detector and DTC ensures that each of nine sets of 24 DTCs receives data from a single nonant (40 degree region) of the tracker in the azimuthal angle φ. In this scheme, the 216 DTC boards will occupy 18 ATCA [11] crates in total, corresponding to two crates (one rack) per nonant.
The TFP layer of the tracker back-end accumulates data from 48 DTCs; one 25 Gb/s optical link from each. There are expected to be 162 TFP boards in total (excluding spares/redundant nodes), each responsible for one nonant in φ, and one out of every 18 bunch-crossings (the time-multiplexing period). These boards will host one or two large FPGA(s), delivering enough processing power to find and fit the track candidates. As the majority of stubs are associated with pileup, the data-rate between the TFP and the L1 correlator is reduced down to around 30 Gb/s.
Track-finder Algorithms
Several track-finding algorithms have been studied for Level-1 tracking. Hardware demonstrators have been constructed to prove the feasibility of two candidate algorithms: a Hough Transform followed by a Kalman Filter (KF) [12, 13] ; and a 'tracklet' seeding and projection followed by a χ 2 minimisation fit [14] .
A hybrid of these two algorithm options is currently under development. This solution consists of a tracklet seeding and projection, followed by a Kalman Filter.
• Tracklet seeds are formed from pairs of stubs in adjacent tracker layers and disks. Using the constraint that the track originates at the interaction point, a set of tracklet helix parameters can be calculated.
• The tracklet parameters are projected to the remaining layers and disks of the tracker, and stubs inside the projection windows are matched to form track candidates.
• Track candidates that share stubs in three or more tracker layers or disks are merged into a single candidate. This removes duplicate candidates prior to the track fit.
• The tracklet helix parameters are then used to seed the Kalman Filter state and covariance matrices. The matched stubs are then applied one-by-one to the KF. The KF selects the set of stubs that best fit a track, and calculates four helix parameters: p T , η and φ, and the longitudinal impact parameter z 0 . Seeds are generated in redundant layer and disk-pairs, to allow for inefficiencies. Figure 3 depicts one quadrant of the upgraded tracker geometry. The following pairs of layers and disks of the outer tracker are used to seed tracking (where 'L' denotes a barrel layer, and 'D' an endcap disk): L1L2, L3L4, L5L6, L1D1, L2D1, D1D2, D3D4. As the KF is able to check all possible combinations of matched stubs to build and fit the best track, wider search windows can be used in the matching stage than with the simpler χ 2 minimisation approach. Stubs used to build the initial tracklet are not re-fitted by the KF, saving latency. The merging of duplicates before the fit reduces the number of track candidates that must be processed by the KF by a factor of three (from around 570 to 175 candidates). Most duplicates (71%) are generated by the same particle being found in different seeding layers. The remainder are generated from multiple stub combinations associated with a single particle being found within the same seeding configuration. The merging operation costs about 1.5% in track-finding efficiency as a result of nearby tracks from separate particles being combined.
In contrast to the previous demonstrator projects which were written entirely in standard Hardware Description Languages (HDLs), the 'hybrid' solution is being implemented with a High Level Synthesis (HLS) language developed by Xilinx. This change should allow for easier and faster algorithm development, quicker uptake of non-experts, and improved long-term maintainability. As the Xilinx HLS code can be run outside of an FPGA, it also acts as a software emulator for the implemented algorithms. Some aspects of the firmware design, in particular the low-level board and link infrastructure (typically developed by engineers rather than physicists) are expected to remain in HDL. The hybrid algorithm implementation is currently targeting a 250 MHz clock frequency.
The Kalman Filter
Each Kalman Filter worker (an independent firmware block that that runs the KF, and can process one stub per clock cycle) consists of a state updater, connected to data-flow controlling logic. A simplified block-diagram of a single worker is shown in Figure 4 . Incoming stubs are stored in FIFO 1. They are later retrieved by the stub-state associator, which matches stubs to states, in order of increasing radii. The states are managed by the state control, which multiplexes partially worked states (from FIFO 3), and incoming seeds (from FIFO 2). Each state-stub combination is then passed through the state updater, which produces new state and covariance matrices from the weighted average of the seed, previous stub inputs, and new stub inputs. Finally, the most appropriate state for each input track candidate is selected, primarily based on the χ 2 of the fit. The latency of the state updater, in three configurations of clock frequency and FPGA choice are given in Table 1 . The resource utilisation of a single state updater block is given in Table 2 . For the KU115 FPGA, the HDL control flow logic runs at 320 MHz, and takes 18 clocks (56 ns). [ns]  KU115  320  46  144  KU115  440  55  125  VU9P  440  40  91   Table 1 : Latency of a single Kalman state updater, in three configurations of clock frequency and FPGA choice.
Device Frequency [MHz] Number of Clocks Latency
Recent improvements have been made to the Kalman Filter firmware implementation. Corrections for non-radial endcap strips improve performance at high p T . A simple implementation of uncertainties due to multiple scattering have been is added, whereby the hit errors in φ are inflated by 0.75 mrad/p T . The off-diagonal terms in the higher order circle expansion terms are replaced by constant shifts in φ. These constants can be read from the tracklet seed, and give performance approximately equivalent to the full simulation, without significantly increasing FPGA resource utilisation. A five-parameter configuration of the fit has also been developed, which includes the transverse impact parameter (d 0 ). The KF is capable of fitting between four and six stubs per track.
Object
DSPs BRAM (36 Kb) 4 parameter state updater 52 1.5 5 parameter state updater 67 2.0 HDL control-flow 1 14.5 Table 2 : Resource utilisation of the Kalman Filter.
Each Kalman Filter worker is independent, and no more than 18 are expected to be required per TFP. In total, this implementation uses 13% BRAM, 3% LUTs, and 17% DSPs of a KU115 FPGA for the four parameter option, and runs at 320 MHz.
Performance Results
In simulations of top quark pairs with 200 superimposed pileup events, an average track finding efficiency of about 95% has been accomplished for tracks with p T above 2 GeV. This is shown in Figure 5 . With this same sample, an average of 60 (200) tracks are found above 3 (2) GeV, per bunch crossing. The distribution per bunch crossing is shown in Figure 7 . Of the tracks found, 11% are 'fake' or incorrectly reconstructed, and about 4% are duplicates. Figure 6 shows the tracking efficiency for leptons. The efficiency for muon track finding is in excess of 97% above a p T of 2 GeV. Above 10 GeV, the efficiency for electron reconstruction is about 90%.
As can be seen in Figure 6 , the track finding algorithm has been demonstrated to work well up to 300 pileup, showing significant margin for scenarios in which the HL-LHC delivers higher than expected luminosity.
Displaced Track Finding
A modification of the hybrid algorithm is being developed to allow for displaced track finding for d 0 < 10 cm [15] . As the interaction-point constraint can no longer be applied, tracklets must instead be formed from triplets of stubs. The following triplet combinations are being considered: L2L3L4, L2L3D1, L3L5L6, L2D1D2. These seeding layers would be run in parallel to those described in Section 4, however, in this scenario some of the prompt seeding combinations may be made redundant, and could therefore be removed with optimisation. Figure 5 : Track finding efficiency against particle η for particles with p T above 2 GeV, produced in top quark pair production events, in simulated conditions of 0, 140, 200, 250 and 300 pileup. (left); Track finding efficiency against particle p T , for particles produced in simulated top quark pair production events, in conditions of 0, 140, and 200 pileup (right). The efficiency is shown including data loss due to the fixed latency cut-off (with truncation), and without such effects (without truncation). Figure 6 : Track finding efficiency against particle η for muons (left), and electrons (right). Particles with a p T above 2 GeV are included, in simulated conditions of 0, 140, 200, 250 and 300 pileup. The efficiency is shown including data loss due to the fixed latency cut-off (with truncation), and without such effects (without truncation).
2.5
A rate increase of 1.2 (1.4) times is observed when running with displaced seeding, with respect to prompt seeding only, followed by the 5 parameter (4 parameter) Kalman filter.
Conclusions
In order to maintain physics performance under HL-LHC conditions, CMS requires tracking at Level-1 of the triggering chain. Flexible and scalable track-finder and track-fitting algorithms, running on FPGA devices have been developed, and have been operated successfully in currently available hardware. 
